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a b s t r a c t
Modern cyber-physical systems assume a complex and dynamic interaction between the real world and the computing system in real-time. In this
context, changes in the physical environment trigger changes in the computational load to execute. On the other hand, task migration services offered
by networked control systems require also management of dynamic real-time computing load in nodes. In such systems it would be difficult, if not
impossible, to analyse off-line all the possible combinations of processor loads. For this reason, it is worthwhile attempting to define new flexible
architectures that enable computing systems to adapt to potential changes in the environment.
We assume a system composed by three main components: the first one is responsible of the manage-ment of the requests arisen when new tasks
require to be executed. This management component asks to the second component about the resources available to accept the new tasks. The second
component performs a feasibility analysis to determine if the new tasks can be accepted coping with its real-time constraints. A new processor speed is
also computed. A third component monitors the execution of tasks applying a fixed priority scheduling policy and additionally controlling the frequency
of the processor.
This paper focus on the second component providing a “correct” (a task never is accepted if it is not schedulable) and “near-exact” (a task is rarely
rejected if it is schedulable) algorithm that can be appli-cable in practice because its low/medium and predictable computational cost. The algorithm
analyses task admission in terms of processor frequency scaling. The paper presents the details of a novel algo-rithm to analyse tasks admission and
processor frequency assignment. Additionally, we perform several simulations to evaluate the comparative performance of the proposed approach. This 
evaluation is made in terms of energy consumption, task rejection ratios, and real computing costs. The results of simula-tions show that from the 
cost, execution predictability, and task acceptance points of view, the proposed algorithm mostly outperforms other constant voltage scaling 
algorithms.. Introduction
Modern cyber-physical systems (CPS) assume a complex and
ynamic interaction between the real world and the computing
ystem in real-time (Wolf, 2009). In this scenario, computing sys-
ems are commonly formed of many embedded units that are
eterogeneously networked. One of the challenges facing future
ystems is to address the separation of modal control design from
he deployment of executable code. In such systems, it would be
ifficult, if not impossible, to analyze off-line all the possible com-
inations of processor loads. Because of the large range of control
rocess domains it is difficult to address control modality only
∗ Corresponding author. Tel.: +34 665368512; fax: +34 963877579.
∗∗ Corresponding author. Tel.: +34 963877000x75706; fax: +34 963877579.
E-mail addresses: jacopa@ai2.upv.es (J.O. Coronel), jsimo@disca.upv.es
J.E. Simó).through the parameterization of pre-loaded local controllers. For
this reason, it is worthwhile attempting to define new flexible
architectures that enable computing systems to optimally adapt
to potential changes in the environment in a dynamic manner.
From the point of view of embedded control systems, it is
well known that the integration of controller design and real-time
scheduling is necessary (Cervin, 2003). However, this approach
is not enough in dynamic environments with limited computing
resources. Therefore, additional mechanisms must be included in
the design to optimize the use of resources and provide adapta-
tion to the changing environmental conditions. Likewise, specific
quality of services (QoS) levels must be guaranteed to ensure cor-
rect system operation. These QoS levels maintain a suitable control
performance and a temporal predictability in the control system.In this context, changes in the system operation mode, or in
the environment, may force the disabling of some controllers and
the enabling of others. In addition, controller switching mecha-
nisms must be added in both local and distributed forms, resulting
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cn workload changes for the embedded and networked units
Emberson and Bate, 2007; Real and Crespo, 2004). This can have
significant impact on the overall performance and real-time
onstraints of the system. For this reason, task and component
igration approaches (Briao et al., 2007) may contribute to on-
ine redistribution and reallocation ofworkload – according to each
ituation.
An example of this kind of architecture is proposed in Simarro
t al. (2008), which is developed in the context of a distributed
eal-time control systemand from the perspective of control kernel
iddleware (Crespo et al., 2006; Albertos et al., 2006). The proposal
ncludes features such as control basis, controller switching, and
ode delegation. From the point of view of CPS, these approaches
artially bridge the abstraction gap (Lee, 2006).
In summary, cyber-physical systems should be able to deliver
ew levels of performance and efficiency thanks to sophisticated
ontrol computing co-design. Control systems mean that we must
hange our understanding of computing systems and accept that
yber-physical systems actively engage with the real world and
eal-time restrictions – and so expend real energy.
This paper explores methods that can be used in task migra-
ion when combined with techniques of energy management.
hese methods can maximize overall energy savings; facilitate
hermal chip management by moving tasks away from the hot
rocessing unit; balance the workload or concentration of parallel
rocessing elements; decrease communication among those tasks
hat are particularly energy-efficient on wireless sensor networks
WSN) systems (Yi et al., 2009; Yuan and Wang, 2008; Kumar and
animaran, 2007); and help guarantee the fulfillment of real-time
ystem constraints.
Several power-aware techniques have been widely addressed
n real-time literature (Piao et al., 2009; Tavares et al., 2008; Aydin
t al., 2006; Pillai and Shin, 2001). These papers have discussed
ynamic voltage scaling (DVS) of the processor, also known as
ynamic voltage and frequency scaling. This approach exploits the
onvex, and normally quadratic relationship between CPU energy
onsumptionandvoltage. Additionally, these techniqueshavebeen
xtended to reduce the energy consumed during memory cycles
Cho and Chang, 2006; Liang et al., 2008) and network energy con-
umption (Yi et al., 2009; Kumar et al., 2008).
Let’s consider a dynamic environment where an embedded and
etworked system operates with the support of task migration
nd processor frequency scaling. Assuming that the system knows
here andwhen itmust allocate tasks (Briao et al., 2007; Emberson
nd Bate, 2007), we must perform feasibility analyses when each
ask arrives anddeparts. This guarantees that the temporal require-
ents of the systemwill be accomplishedduring the task allocation
hase. Additionally, a new processor speed (frequency scaling)
hould be also computed to enable the system to adapt itself to
he new computational workload and so reduce energy consump-
ion. Although some authors have carried out these two phases
feasibility analysis and frequency scaling computation) separately
AlEnawy and Aydin, 2005), these analyses are strongly related and
n some cases can be performed together.
The main motivation to use fixed priorities approaches is to
ccomplish the standard ARINC-653 (AASS Interface, 2003), which
s used mainly in Avionics and currently also in Aerospace environ-
ent (Windsor and Hjortnaes, 2009). This standard defines a Time
nd Space partitioning system and each partition should be exe-
uted on fixed priority scheduling approaches. An example is the
TEMSO.S. onXtratuMhypervisor,whichweare currentlyworking
Galizzi et al., 2011, 2012). However, we use the EDF-based sched-
ler to compare with the proposed approach by suggestion of a
eviewer. As is well known, the EDF algorithm has a higher per-
ormance than fixed priority based scheduling, but we have design
onstraints.2
This work mainly focuses on a proposal for a new algorithm
to be used on-line during the task allocation and processor speed
assignment phases. The algorithm uses fixed priority scheduling
schemes with deadlines less than, or equal to, the period of the
tasks when the dynamic processor workloads are being handled.
1.1. Related work
Few works cover task migration in the context of embedded
and networked systems. Moreover, most algorithms are aimed
at multiprocessor systems with soft real-time constraints (Yazdi
et al., 2008; Emberson and Bate, 2007; Anderson et al., 2005). Some
papers have addressed both task migration and energy consump-
tionminimization (Briao et al., 2007; Chen, 2005). Briao et al. (2007)
analyze the impact of task migration and justify its use because it
compensates for the performance and energy costs involved in the
system.
Several heuristics has been proposed for task allocation prob-
lemswithdeadlines equal to theperiods (Mejia-Alvarezet al., 2004;
Chen, 2007)when earliest-deadline-first (EDF) scheduling is in use.
AlEnawy and Aydin (2005) use algorithms for allocating real-time
tasks by applying rate monotonic (RM) scheduling. In their article,
a comparison of some admission control algorithms is presented in
functionof complexity, feasibility, andenergy consumptionparam-
eters. However, only tasks with deadlines that are equal to the
period are analyzed. Moreover, aspects such as predictability of
execution, behaviour related to the arrival of tasks, and the real
computing cost of the algorithms are not taken into account.
At the CPU-level, DVS techniques can be classified as static or
dynamic. Static algorithms for hard real-time systems use parame-
ters such as period orminimum inter-arrival time, and assume that
each task executes its worst-case execution time when selecting
the processor frequency, and that this is statically decided before
execution. Dynamic algorithms are based on the reclamation of
additional slack resulting fromtheearly completionsof tasks. These
are then used to further reduce the processor frequency and save
more energy. These algorithms are applied at run-time.
Using static algorithms we can obtain a single processor fre-
quency that never changes, or obtain variable frequencies that
are statically decided before execution. An example of the for-
mer is Saewong and Rajkumar (2003), in which an algorithm that
chooses a single frequency for a fixed priority scheduling scheme
is proposed. In Bini et al. (2005) the authors present a method for
approximating any speed level with two given discrete values that
are switched as a pulse width modulation signal in order to obtain
the average value. For the latter, in Mejia-Alvarez et al. (2004) and
Saewong and Rajkumar (2003), the authors propose an approach
wherebyeach task is assignedadifferent frequency. Several authors
have published works that find the optimal voltage schedule for
recurrent tasks – examples for periodic tasks include Liu and Mok
(2003) and Yun and Kim (2003) and examples for periodic and ape-
riodic tasks include Zhong et al. (2007) and Scordino and Lipari
(2006). Furthermore, speed function and the characterizationof the
points in time at which speed changes occur has been presented in
Liu andMok (2003) andGaujal andNavet (2007). However, a draw-
back in the works with statically established variable frequencies
can appear if a task activation is lost or delayed. The drawback is
that the entire frequency assignmentwill be affected, and this leads
to missed deadlines.
Some authors, such as Piao et al. (2009), have proposed dynamic
algorithms working in combination with static methods. These
algorithms can be divided into inter-task and intra-task methods.
In the inter-task algorithms, the processor frequency is deter-
mined task-by-task, whereas intra-task algorithms may adjust the
frequency within the boundaries of a given task. In Kim et al.
(2002), a performance comparisonof several dynamic techniques is
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{resented. In Pillai and Shin (2001), the authors propose the
lgorithms named Cycle Conserving DVS for both EDF and RM
chedulers andLook-Ahead for EDF. SaewongandRajkumar (2003),
uan (2004), and Leung (2005) propose a simple dynamic scheme
or fixed priorities. Aydin et al. (2004) presents a generic dynamic
eclaiming algorithm, as well as an adaptive and speculative speed
djustment mechanism. Dynamic frequency changes for periodic
nd aperiodic tasks are discussed in Piao et al. (2009).
The use of elastic scheduling to improve DVS management has
een proposed in Marinoni and Buttazzo (2007) and in Zhu et al.
2004). Xia et al. (2008) proposes energy management based on
feedback control scheduling methodology. The processor DVS
nalysis has been extended by other authors to reduce energy con-
umption in the memory (Cho and Chang, 2006; Liang et al., 2008)
nd network levels (Yi et al., 2009; Kumar et al., 2008).
However, some of the works mentioned above are based on
n analysis of the hyper period. This approach can result in hard
omputing and is unsuitable for execution in run-time during task
igration. Some other works consider only deadlines equal to
eriods and although this can be considered in specific cases, it
an result in hard simplifications being applied in embedded con-
rol systems. Additionally, some studies have applied heuristics
Jejurikar and Gupta, 2004; Mejia-Alvarez et al., 2002) to obtain
olutions that are sometimes far from optimal.
.2. Contributions and paper organization
Global energy consumption in the system can contribute to the
oad balance criteria in the code deployment phase. This criterion
an be combined with others such as schedulability, commu-
ication delays, control application correctness, and stability to
etermine the dynamic codemovement and on-line load balancing
n a system. However, we focus on the problem of task allocation,
ndmoreprecisely on the feasibility analysis algorithmsperformed
t task arrival or departure, as well as in energy management.
In this paper, we present novel algorithm that perform feasibil-
ty analyses andcomputenewprocessor frequencieswhenset tasks
rrive and/or depart. Through extensive simulations, we evaluate
he performance of this algorithm against other existing feasibility
ests that have been adapted to compute the minimum proces-
or frequency. This minimum frequency is computed in terms of
nergy consumption, acceptability ratio, and real computing costs.
n addition, predictability in the execution and behaviour of the
lgorithms in relation to the continuing arrival of tasks is analyzed.
hese termswill be explained later, particularly the real computing
ost of algorithms. Our algorithms are based on DVS static algo-
ithms and search for a single processor frequency while using a
xed priority scheduling scheme.
This paper is organized as follows. Section 2 describes the task
odel, processormodel, and the evaluation of computational costs.
n Section 3we introduce energyminimization and the task accept-
bility problem in a dynamic environment with variable loads. In
ection 4 an overview of a schedulability method-based feasibility
egion is presented. In Section 5 the adaptation of several existing
easibility tests for computing theprocessor scaling factor is shown.
dditionally, in this section a proposed A approach is presented.
ection 7 presents the results of the simulations used to evalu-
te the performance of several approaches when computing the ˛
actor. Andfinally, Section8 states our conclusions and futurework.
. System model.1. Task model
In this paper we use a periodic task model. Let T =
1, 2, . . . , n} denote a task set of n real-time preemptible tasksFig. 1. Normalized reference model of power consumption by CPU cycle as used in
this paper.
running on a uniprocessor system. Each task i(Ti, Di, Ci) is char-
acterized by a period Ti, a relative deadline Di, and a worst-case
execution time Ci. We assume critical instants of activations for
each task. Tasks are scheduled by a fixed priority scheduler (RM or
DM) and ordered from highest to lowest priority, meaning that 1
has the highest priority and n has the lowest priority.
We consider that only real-time tasks are executed in the CPU,
this point being a simplification for the analysis rather than a
restriction.
2.2. Processor model
The power consumption (P) per CPU cycle is proportional to
CL ·V2dd · f , where CL is the average load capacity, Vdd is the supply
voltage of the processor, and f is the operating frequency of the pro-
cessor. The maximum operating frequency is a direct consequence
of the supply voltage given by f=K((Vdd −Vth))/Vdd where K is a
constant specific for a given technology,Vth is the threshold voltage,
and is the velocity saturation indexwhere 1≤ ≤2 (Saewong and
Rajkumar, 2003; Pouwelse et al., 2001). However, the exact form
of the power and frequency relation specifically depends on the
processor hardware, and can be expressed in terms of CPU speed
as a second or third degree polinomial function (Li and Ding, 2001;
Aydin et al., 2004; Zhong et al., 2007;Marinoni andButtazzo, 2007).
In this article, the curve of function P (see Fig. 1) was obtained for
the relationship between power and speed on the Intel XScale pro-
cessor (Zhong et al., 2007), while taking into account the processor
consumption in idle state.
Considering the fact that most commercially available proces-
sors only provide a limited number of voltage levels, in Fig. 1, a
discrete model has been drawn over the continuous model of the
processor. This discrete model consists of 10 levels of power con-
sumption, i.e. we assume that the processor can be scaled to 10
different frequencies. In this way, the continuous model can be
mapped to a discrete model.
For the analysis of the behaviour of several DVS (dynamic volt-
age scaling) algorithms we assume that the processor voltage can
be changed continuously, and therefore, also the frequency. If the
frequency obtained using these approaches is between two dis-
crete levels, the frequency that should be used is just the higher. In
this way we can guarantee that the temporal requirements of the
system will be accomplished. Although it is a way simple and fast
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∫ ta
P(F(t, Tx+k))dt (1)o extend the analysed algorithms to a discrete model, researchers
ave proposed algorithms to map continuous voltage levels to dis-
rete levels in a way more optimal. Such as the proposed in Bini
t al. (2005).
We therefore do not explore the effect of a limited number
f processor frequencies. However, thanks to advances in power-
upply electronics and CPUdesign (Duan andKhatri, 2006) systems
re increasingly able to operate using a wider voltage spectrum. An
xample of this is the evolution in the last years of the Intel proces-
ors that uses SpeedStep technology (Intel, 2004). This technology
as three versions: SpeedStep, SpeedStep II and SpeedStep III. In
he first versions the clock frequency can be stepped in 200MHz
ncrements and in the last version the CPU varies its frequency in
ncrements of 100MHz, which increments the number of discrete
evels available.
Wealso assume that the operating frequencywill be adjustedby
normalized scaling factor ˛ (0 <˛≤1), which will be the equiva-
ent to C scaled by a factor 1/˛ and not affect the period nor the task
eadlines. When ˛ is equal to 0, the processor is in turn-off mode,
nd when ˛ is 1, the processor runs at maximum clock frequency.
.3. Evaluation of costs
To compare different proposals, some authors such as Bini and
uttazzo (2004) and Bini et al. (2003) have proposed the use of
chedulability complexity tests based on the number of steps and
terations. However, if these comparisons are made from the view-
oint of computational cycles, the results could be strongly altered.
or example, the cost of 100 loop sums is not the same as 100 loop
ivisions. Therefore, the complexity of algorithms to calculate a
uitable alpha (˛) on embedded systems should be evaluated by the
umber of machine cycles required for each mathematical opera-
ion: especially on-line executions. Inmost embedded systems, it is
ell known that division operations have a higher computational
ost than other operations. The routines of integer division using
heNewton–Raphson approach can last between 20 and 100 cycles
Sloss et al., 2004), depending on the implementation and range of
nput operands. Therefore, these aspects will be considered in the
valuation of algorithms.
We look at the assembly code implementing the algorithms, and
ounted the execution cycles according to it. Cache is disabled in
rder to get predictability in the execution of the algorithm. We
rovide the execution time in machine cycles instead of time units
ecause it will permit to describe the execution time in different
ays in function of the processor frequency. For example, the cost
t a frequency of 100MHz is not the same as execute the algorithms
t 1GHz.
. Scaling frequency and energy consumption with
ynamic loads
Energy consumption has been defined as an integral over the
ime t of P:
(Sy, t) =
∫ ta
0
P(F(t, T(t)))dt
here Sy identifies the type of scheduling, and suffix y can be FP
r DP for fixed and dynamic priority scheduling, respectively. P is
he power consumed by the CPU cycle and this depends on the CPU
requency function. The clock frequency (F) is composed as a func-
ion of time t and T task sets for each time instant t. Fig. 2 shows
n example of the scaling of processor frequency as a function of
ime and task set. In this figure, two different task sets are repre-
ented over time. Obviously, the profile frequency scaling factorFig. 2. Example of the scaling of processor frequency ˛ as a function of time and
task set.
˛(t) should change just when the processor changes the task set.
This is because each ˛ is calculated for a given task set.
The switching between task sets is represented in Fig. 2 as
a dashed elipse. The resultant task set is not known in advance
because these are dynamically defined according to code dele-
gate (Posadas et al., 2008; Emberson and Bate, 2007). Nevertheless,
existing mode change protocols for real-time systems (Real and
Crespo, 2004) can be adjusted and applied to the movement of
real-time components. These change the task set demand by:
• repeating the schedulability analysis for the whole real-time sys-
tem,
• recalculating the function ˛(t) for scaling the frequency of the
processor.
These analyses can be performed together. One important
aspect to consider in task migration is the computational cost
involved in recalculating these parameters. This is because this cal-
culationmaymean an increase in the energy consumption and also
an increase in the time to perform the incorporation or rejection of
tasks.
After a migration of components, a resultant task set (Tx+1) will
be understood as a modification of the current task set (Tx) due to
inclusions and expulsions of tasks. Therefore, the Tx+1 set will be
defined as:
TNx+1 = Tnx + TmI − T
p
E = Tnx + T
where the size of Tx+1 is N=n+m−p. TI is the task set that migrates
to the processor, and TE is the task set that migrates from the pro-
cessor, where TE ⊆ Tx.
The energy consumption function when assuming the mobility
of components at instants of time tx will be given by:
E(S , t ) =
∫ t1
P(F(t, T ))dt + · · · +
∫ tx+1
P(F(t, T ))dt + · · ·tx+k
where F(t, Tx) is the function of processor speed obtained from the
task set Tx during a time period.
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easibility region
In this article the schedulability analysis and static minimum
olutions to ˛ are addressed from the perspective of an analysis in
-space. In this space, the task computation times Ci are considered
s variable parameters, whereas the periods and the deadlines are
xed parameters. Consequently, we obtain a constraint on the Ci
ariables, which is a function of all Ti and Di.
The analysis is reduced to verify if a point is inside a region
elimited by coordinates Ci. This region is known as Rn, and was
riginally proposed in Lehoczky et al. (1989).
The formal formulation of the feasibility region Rn was derived
rom Lehoczky et al. (1989) and conveniently demonstrated in Bini
nd Buttazzo (2004) with the following theorem:
heorem 1 (Theorem 2 in Bini and Buttazzo (2004)). When dead-
ines Di are equal to periods Ti, the region Rn of a schedulable task set
s given by:
n(T1, . . . , Tn,D1, . . . , Dn)|Di=Ti
= {(C1, . . . , Cn) ∈ Rn+ : max
i=1,...,n
min
t∈Si
i∑
j=1
⌈
t
Tj
⌉
Cj ≤ t} (2)
here Si = {kTj : j = 1, . . . , i, k = 1, . . . , Ti/Tj}.
The elements of Si conceptually represent the arrival times of
askswith a priority higher than i before deadlinesDi andD of task
i, and assumingi =0. This subset of values is called ratemonotonic
cheduling points S. In Bini and Buttazzo (2004), this theorem is
ormulated through logical operators to represent the max (∧) and
in (∨).
For abetterunderstandingandcharacterization in termsof com-
lexity and implementation costs of this approach, we will apply
he following notation for a matrix representation of Eq. (2). The
lement set Si is represented by the matrix:
i =
{
skl
}
k ∈ [1, . . . , i] ∧ l ∈ [1, . . . , Ti/T1] (3)
here skl is equal to the product:
kl =
⎡
⎢⎣
T1
T2
· · ·
Tk
⎤
⎥⎦⊗ [ 1 2 3 · · · ⌊ TiTk
⌋]
=
⎡
⎢⎣
s11 s12 · · · s1l
s21 s22 · · · s2l
· · · · · · · · ·
sk1 0 · · · 0
⎤
⎥⎦
he column numbers in each row of the matrix skl are determined
y the difference between period tasks (Ti/Tk), thus several ele-
ents from the matrix could be 0, and as a result, the set Si can be
efined as S∗i = Si/skl /= 0.
The total number of elements of S∗i is determined by:
ize(S∗i ) =
i∑
j=1
⌊
Ti
Tj
⌋
(4)
Moreover, Eq. (2) can be expressed again as:
max
=1,...,n
minMi(Si) ≤ Si (5)
here Mi(Si) is:Mi(Si) = {mkl}i
{mkl}i =
i∑
j=1
⌈
skl
Tj
⌉
Cj skl ∈ S∗i
(6)where mkl is a matrix with the same dimension as the matrix skl.
This will result in a matrix sum:
{mkl}i =
⎡
⎢⎢⎢⎢⎢⎢⎢⎣
⌈
s11
T1
⌉
C1 · · ·
⌈
s1l
T1
⌉
C1⌈
s21
T1
⌉
C1 · · ·
⌈
s2l
T1
⌉
C1
· · · · · · · · ·⌈
sk1
T1
⌉
C1 · · ·
⌈
skl
T1
⌉
C1
⎤
⎥⎥⎥⎥⎥⎥⎥⎦
+ · · · +
⎡
⎢⎢⎢⎢⎢⎢⎢⎣
⌈
s11
Ti
⌉
Ci · · ·
⌈
s1l
Ti
⌉
Ci⌈
s21
Ti
⌉
Ci · · ·
⌈
s2l
Ti
⌉
Ci
· · · · · · · · ·⌈
sk1
Ti
⌉
Ci · · ·
⌈
skl
Ti
⌉
Ci
⎤
⎥⎥⎥⎥⎥⎥⎥⎦
From this expression, it is possible to determine for which
repeated values skl gives redundant values of mkl as the result.
Therefore, S∗i can be redefined as:
S∗i =
Si
skl
/= 0 ∧ ∃!skl
Region Rn (Eq. (2)) can be expressed as:
Rn(T1, . . . , Tn,D1, . . . , Dn)|Di=Ti
= {(C1, . . . , Cn) ∈ Rn+ : max
i=1,...,n
minMi(S∗i ) ≤ S∗i } (7)
where Mi(S∗i ) is defined in Eq. (6). Region Rn is delimited by planes
which define the space where the points Ci must be located. How-
ever, for analysis of large task sets, the number of equations to be
checked is huge and equals the sum of the number of elements in
all Si (such as shown in Eq. (4)). This prevents a practical on-line
application of Theorem 1. Nevertheless, such as is demonstrated in
Bini and Buttazzo (2004), solving Eq. (7) results in many equations
that are useless, so the idea is to reduce the number of equations
by eliminating the redundant elements in Si. This approach has led
to the formulation of the following theorem:
Theorem 2 (Theorem 3 in Bini and Buttazzo (2004)). The region of
the schedulable task sets Rn, such as defined by (2), is given by:
Rn(T1, . . . , Tn,D1, . . . , Dn)
= {(C1, . . . , Cn) ∈ Rn+ : max
i=1,...,n
min
t∈Pi−1(Di)
Ci +
i−1∑
j=1
⌈
t
Tj
⌉
Cj ≤ t} (8)
where Pi(t) is defined by the following expression:{
P0(t) = {t}
Pi(t) = Pi−1
(⌊
t
Ti
⌋
Ti
)
∪ Pi−1{t} (9)
The total number of elements of Pi−1(t) is determined by:
Size(Pi−1) =
i∑
n=1
2n−1 (10)
Note that the difference between this theorem and Theorem
2 is only the presence of the Pi−1(t) set, instead of Si. Pi−1(t) is
a Pi−1(t) ⊆ Si, and this strongly reduces the number of equations
to be evaluated. As a consequence, the time needed to establish
whether a set task is inside the region Rn is limited.
Following the same expression as Eq. (5), a periodic task set is
feasibly schedulable using Theorem 2 if and only if:
max
i=1,...,n
minMi(Pi−1) ≤ P∗i−1 (11)
where P∗i−1 = Pi−1 /p ∃!p.5. Computing the processor scaling factor
In this section, we state – as based on the test described above
and other schedulability tests – that it is possible to compute the
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qrequency scaling factor ˛ for task sets with D= T and D≤ T. Fur-
hermore, we establish that if this same computing approach can
e used for analyzing the schedulability of periodic task sets.
Not all execution cycles are scaled for the processor speed
ecause some operations deal with memory, or other I/O devices,
hose access time may be fixed (Bini et al., 2005). However, access
o memory can also be performed at different speeds (Marvell,
008), and so we should use two scaling factors: ˛ to scale the pro-
essor; and ˇ to scale the system bus. To simplify the analysis, we
ssume ˇ as a fixed parameter equal to 1, such that the worst-case
xecution time C can be expressed as a parameter split in two: a
arameter Cf which is dependent on the processor frequency; and
fixed parameter Cm which is not.
Therefore, Ci can be expressed as the execution time at themax-
mum frequency of the processor with respect to the frequency
caling factor ˛ plus a constant execution time:
i =
Cf
i
˛
+ Cmi (12)
.1. LL approach
heorem3. The computingof the frequency scaling factor˛using the
ell-known approximate schedulability test of Liu Laylan (Sha et al.,
004) (LL) is given by:
LL
x =
Uf
n(21/n − 1) − Um
(13)
here Uf is the sum of the whole utilization of the part of the task set
hat depends on the processor frequency, Um is the utilization of the
art of the task set that is independent of the processor.
After a migration of components, the new scaling factor LL ˛LLx+1
s defined as:
LL
x+1 =
(U˛x
f
(tx) + U˛xf (tx+1))˛x
n(21/n − 1) − Um(tx) − Um(tx+1)
(14)
here U is the difference of utilization between task inclusion
nd expulsion. And ˛x is the frequency scaling factor before the
igration of components. However, it is well-known that the LL
est is a sufficient but unnecessary test, and so the scaling factor˛LL
ay not be the minimum ˛ that minimizes energy consumption.
his test could be used only for a task set with D= T.
.2. HB approach
heorem 4. The frequency scaling factor based on the approximate
yperbolic bound (Bini et al., 2003) test can be computed as:
HB
x = max{˛n} (15)
here ˛n represent the n possible values that can be assigned to alpha,
nd which are the result of solving the roots of the product of all the n
tilizations plus one
(∏n
i=1((U
f
i
/˛x) + Umi + 1) − 2 = 0
)
of the task
et on the computer system.
To obtain the scaling factor after a migration of components, it is
ecessary to solve the product by deducing ˛x+1 from the equation:
=
n∏(Uf˛x
i
·˛x
˛x+1
+ Umi + 1
)
·
∏inc
j=1(((U
f˛x
j
·˛x)/˛x+1) + Umi + 1)∏exp (((Uf˛x ·˛x)/˛x+1) + Um + 1)
i=1 k=1 k i
here inc and exp are, respectively, the number of tasks included
nd expelled to and from the current (T(tx)) task set. ˛x is the fre-
uency scaling factor before the migration of components. In the6
same way as the LL approach, the HB approach cannot be used for
task sets where D< T.
5.3. EDF-U approach
Theorem 5. The computing of the frequency scaling factor ˛ using
the well-known schedulability test EDF utilization based (Sha et al.,
2004) when D= T is given by:
˛EDF−Ux =
Uf
1 − Um (16)
where Uf is the sum of the whole utilization of the part of the task set
that depends on the processor frequency, Um is the utilization of the
part of the task set that is independent of the processor.
When D< T, we use a simple and approximate utilization-based
admission test. ˛ is calculated in the same way as in Eq. (16), but in
the calculation of the utilization instead of using the period is used the
deadline: U=C/D.
5.4. LLM approach
As an extension of LL test, an utilization bound test for tasks
with pre-period deadlines has been used Racu et al. (2005), and
some changes were made to find an approximate value for ˛. We
termed this the LLM test.
Theorem 6. The frequency scaling factor based on an approximate
utilization bounds test is given by:
˛LLM = max
i=1,...,n
f f
i
U(p,i) − f mi
(17)
where f f
i
and f m
i
are, respectively:
f f/m
i
=
∑
j∈Hp
Cf/m
j
Tj
+
∑
k∈H1
Cf/m
k
Ti
+ C
f/m
i
Ti
where H1 consists of a set of higher priority tasks that preempt task i
only once before its deadline at Di, and Hp consists of a set of higher
priority tasks that may often preempt task i before the deadline at Di.
U(p,i) =
{
p((2i)
1/n − 1) + 1 − i 0.5 ≤ i ≤ 1
i 0 ≤ i < 0.5
where i and p are:
i =
Di
Ti
p = num(Hp) + 1
5.5. RTA approach
As is well known, the response time analysis (RTA) (Sha et al.,
2004) recurrent approach is an exact test, which we can change to
find an exact value for ˛ that minimizes energy consumption. It is
based on Saewong and Rajkumar (2003) and we can obtain a static
and exact solution to compute the frequency scaling factor for task
sets with D= T and D< T.
5.6. Approach based on the schedulability region (P and S
approaches)
Taking into account the above regarding the representation of
the feasibility condition as a region in the C-space, it is easy to think
that Ci can be tuned so that its values are in the feasibility region.
In Bini et al. (2006) this topic is addressed from the perspective of
sensitivity analysis.
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eFor our purpose, in Eq. (11) and using Eq. (12), Ci becomes the
esign variable and a constant parameter. The scaling factor ˛ is
he interesting component that results in the following theorem.
heorem 7. The static scaling factor of the clock frequency that min-
mizes CPU energy consumption while preventing missed deadlines
hen given a task set T is defined by:
P
min(T) = max
i=1,...,n
minM∗i (Pi−1) (18)
here Pi−1 are the scheduling points defined by Eq. (9). This expression
an also be used with the scheduling points Si:
S
min(T) = max
i=1,...,n
minM∗i (Si) (19)
here M∗
i
(Si) is given by:
∗
i (Si) =
i∑
j=1
skl/TjCfj
t − skl/TjCmj
skl ∈ S∗i
kl is defined in Eq. (3). Cf and Cm are defined in Eq. (12).
Let the scaling factor benormalizedbetween0<˛≤1, the computer
ystem is feasibly schedulable if and only if ˛ is less than or equal to 1,
therwise, the processor is unable to schedule the task set even though
t is running at full speed.
roof. Based on definitions in Eqs. (5) and (12), and following
everal changes to simplify the analysis, we have:
max
i=1,...,n
minMi(Si) ≤ Si
max
i=1,...,n
min
i∑
j=1
⌈
skl
Tj
⌉
Cj ≤ skl skl ∈ S∗i
max
i=1,...,n
min
i∑
j=1
⌈
skl
Tj
⌉(
Cf
j
˛
+ Cmj
)
≤ skl skl ∈ S∗i
max
i=1,...,n
min
i∑
j=1
⌈
skl
Tj
⌉
Cf
j
˛
≤ skl − max
i=1,...,n
min
i∑
j=1
⌈
skl
Tj
⌉
Cmj
educing ˛ from the expression, we have:
max
=1,...,n
minM∗i (Si) ≤ ˛˛min
here the modified matrix M (M∗
i
) will be:
M∗
i
(Si) = {m∗kl}i
{m∗
kl
}i =
i∑
j=1
skl/TjCfj
skl − skl/TjCmj
skl ∈ S∗i
(20)
hese expressions can be expanded to the points Pi−1. 
. Proposed approachA
To bound the schedulability region for periodic fixed priority
ystems the analysis in the C-space is mainly based on the point set
i orPi (Theorems1and2). Thenumberofmathematical operations
nd the accuracy of this analysis are determined by the structure
nd the number of scheduling points.
In Section 4, two expressions for calculating the schedulability
egion were described (Eqs. 7 and 11). These regions are delim-
ted by two different point sets (Si and Pi−1), which differ in size:
ize(Si)  Size(Pi−1) (Eqs. 4 and 10). The size of point set S can
e much greater than the size of P. However, both approaches are
qually precise, and both are sufficient and necessary tests.6.1. Reduced approach using the schedulability region
In this sectionwepropose a reduction in the number of schedul-
ing points required to compute the schedulability region. The
objective of this simplification is to substantially reduce the com-
putational cost of theDVS algorithm, but at the same time, preserve
the accuracy of the schedulability analysis.
The reduction in these scheduling pointswill be based on points
Pi−1, which in turn are a reduction in the point set Si (Pi−1 ⊆ Si).
The new point set we callAi. ThisAi set is aAi ⊆ Pi−1 and aAi ⊆ Si.
The frequency scaling factor that uses the new set of scheduling
points is defined by the following theorem:
Theorem 8. The minimum scaling factor of the processor frequency
that minimizes the energy consumption and guarantees no missed
deadline given a task set T, is defined as:
˛Amin(T) = max
i=1,...,n
minM∗i (Ai) (21)
where M∗
i
is defined in Eq. 20, but applied to the points set A. This
points set Ai is equal to:
Ai(Di) = {Di ∪ schedAi(Di)} (22)
where schedA(Di) is the characteristic matrix in the computation of
the points Ai. schedA(Di) is the following matrix expression:⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
⌊
Di
T1
⌋
T1
⌊
Di
T2
⌋
T2 · · ·
⌊
Di
Tj
⌋
Tj⌊⌊
Di
T2
⌋
T2
T1
⌋
T1 · · ·
⌊⌊
Di
Tj
⌋
Tj
Tj−1
⌋
Tj−1
· · ·
⌊⌊⌊
Di
Tj
⌋
Tj
Tj−1
⌋
Tj−1
Tj−2
⌋
Tj−2
· · ·· · ·⌊
· · ·
⌊⌊⌊
Di
Tj
⌋
Tj
Tj−1
⌋
Tj−1
Tj−2
⌋
· · · Tj−k−1
Tj−k
⌋
Tj−k
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
∀j ∈ [1, . . . , i − 1] ∧ ∀k ∈ [0, . . . , i − 2] (23)
where the dimension of this matrix is given by (i−1)x(i−1).
Taking into account that the scaling factor has been normalized
between 0<˛≤1, the whole system will be schedulable if ˛ is less
than or equal to 1. If ˛ is greater than 1, there is a low probability that
the system can be really schedulable, on the contrary, if ˛ is less than
or equal to 1, the system is always schedulable.
Proof. Schedulability region analysis (Bini and Buttazzo, 2004;
Lehoczky et al., 1989) is mainly based on a worst-case workload
analysis of the task set. Using the concept of workload, the schedu-
lability condition of a particular task i can be expressed by:
Ci + Wi−1(Di) ≤ Di (24)
The processor demand in the interval [0, t] is defined by∑i
j=1t/TjCj . Tobea feasible schedule, theworkload in [t,D] should
be smaller than the length of the interval, therefore:
∀t ∈ [0,Di] Wi(Di) − Wi(t) ≤ (Di − t)
The latter equation can also be expressed as follows:
∀t ∈ [0,Di] Wi(Di) ≤
i∑
j=1
⌈
t
Tj
⌉
Cj + (Di − t) (25)
Moreover, we define a term ϕi(Di) as the last instant in [0, Di]
during which the processor is idle:ϕi(Di) = max{t ∈ [0,Di] ∧ t /∈ activetasksininstants t}
From this expressionwe can induce that the processor is always
busy in [ϕi, Di], and thus the workload of the i highest priority tasks
during such interval is (Di −ϕi(Di)). The definition of ϕ is needed
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ecause it can be useful for simplifying the computation of Wi(Di).
ence,
i(Di) =
i∑
j=1
⌈
ϕi(Di)
Tj
⌉
Cj + (Di − ϕi(Di)) (26)
However, using this expression we move from the complexity
f the workload estimation itself (using continuous interval [0, Di])
o the complexity of the ϕi(Di) search. Nevertheless, a set of pos-
ible values of ϕi(Di) can be restricted. With this aim, an initial set
f possible values can be comprised for the deadline of task i and
he arrival times of tasks with a priority higher than i before Di.
his is because the last instant of time in which the processor can
e idle (ϕi) matches exactly with the arrival times of the tasks. This
et is defined by the point set Si described in Section 4, such that
i(t) ∈ Si(t). This set of possible values of Si can be further reduced
y the set of values proposed in Eq. 9, such that ϕi(t) ∈ Pi(t). From
he evaluation of the schedulability points in Expression 25, the
inimum value corresponds to the workload i and is the same
hen t=ϕi(D) (Bini and Buttazzo, 2004), that is:
i(Di) = min
t∈Si(Di)∪Pi−1(Di)
i∑
j=1
⌈
t
Tj
⌉
Cj + (Di − t) (27)
sing Eq. 24 for a whole task set, we obtain Eqs. 2 and 8.
Having established theprinciple of the schedulability regionand
easibility conditions, we focus on proof of the reduced set A. To
btain the reduced point set A based on the points P, we propose
o extract a characteristic function of the points Pi−1, in order to
btain the most important points that enable narrowing and delin-
ating the area where the points Pi−1 are located at the time. This
haracteristic function is defined by means of a matrix expression,
hich is given in Eq. (23). The set Ai is given by:
i(Di) = {Di ∪ schedA(Di)}
From the set A(Di), we can obtain additional point subsets that
n total constitute the set Pi−1 (see Fig. 3). The number of elements
f Pi−1(Di) andA(Di) are determinated, respectively, by the Eqs. 10
nd 29. In Fig. 4, the points of the sets Pi−1 andAi are compared for
specific set of 15 periodic tasks. Notice that the regions of point
Fig. 4. Comparison of the points Pi−1 with the points Ai .8
concentration Pi−1 are delimited by the points obtained from the
characteristic matrix Ai.
By definition the set A uses fewer points than P for the estima-
tion of the values of ϕi(Di), therefore two things can happen:
1. The exact value of ϕi(Di) is within the values obtained in the
calculation of Ai(Di).
2. There is a difference between the exact value ϕi(Di) and the
values obtained by means of Ai(Di).
In the first case, we get an exact result for Wi(Di) and so the
schedulability conditions exposed will be accurately tested. More-
over, we could also compute the frequency scaling factor ˛ within
a margin of error 0.
In the secondcase, let the smallestworkloadWi correspondwith
the evaluation at t=ϕi(Di), and assuming that ϕi(Di) is not included
in the points Ai(Di), then Wi when t ∈ {Ai(Di)} is always fulfilled
that:
ϕi(Di) /∈ Ai(Di) ⇒ Wi(Di)t=Ai(Di) ≥ Wi(Di)t=ϕi(Di) (28)
This proves that the result of calculating the frequency scaling
factor using setA is always valid. Using the setAwe will obtain an
˛A equal or greater than the exact value. However, we will never
obtain a value below the exact scaling factor. This guarantees a
result that is sufficient, although in some cases not necessary.
Based on the analysis of the schedulability region, we have:
max
i=1,...,n
minMi(Ai) ≤ Ai
max
i=1,...,n
min
i∑
j=1
⌈
a
Tj
⌉
Cj ≤ a a ∈ A∗i
max
i=1,...,n
min
i∑
j=1
⌈
a
Tj
⌉(
Cf
j
˛
+ Cmj
)
≤ a a ∈ A∗i
max
i=1,...,n
min
i∑
j=1
⌈
a
Tj
⌉
Cf
j
˛
≤ a − max
i=1,...,n
min
i∑
j=1
⌈
a
Tj
⌉
Cmj
where a is the element set that forms the set A∗i (see Eq. (22)) and
A∗i :
A∗i =
{a}
a
∈ Ai ∧ ∃!a ∈ Ai
The total number of elements of Ai is determined by:
Size(Ai) = i +
i∑
n=1
n(n − 1)
2
(29)
Deducing the factor ˛ from {m}i, we have:
max
i=1,...,n
minM∗i (Ai) ≤ ˛˛min
where
M∗
i
(Ai) = {m∗}i
{m∗}i =
i∑
j=1
a/TjCfj
a − a/TjCmj
a ∈ A∗i

We can obtain a maximum error in the computation of ˛ usingthe set Ai when ϕi(Di) /∈ Ai(Di), i.e. when the Ai(Di) approach finds
an approximate value (ϕ∗
i
) equal to:
error˛A =
i∑
j=1
(⌈
ϕ∗
i
(Di)
Tj
⌉
1
ϕ∗
i
(Di)
−
⌈
ϕi(Di)
Tj
⌉
1
ϕi(Di)
)
Cj (30)
9Table 1
Range of periods for task groups A, B and C.
Group Lower bound (s) Upper bound (s)
A 2000 40,000
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In the figures, we can see that all approaches for the calculation
of ˛, except for LLM, LL, and HB, have a rejection ratio equal to 0%.
The LL approach has a dispersed rejection ratio that increases with
utilization and which stretches from 0% to 45%. The HB approach
0.6
0 
to
 1
) Rejection ratio versus computational cost (D=T)
P Approach
A ApproachB 40,001 600,000
C 600,001 4,000,000
. Experimental evaluation when D=T and D≤T
Wehave performed extensive simulations of the algorithmpro-
osed (A approach) and the other algorithms described (P, RTA,
LM, HB, LL and EDF-U approaches) to experimentally evaluate the
erformance of the dynamic code delegation for task setswith D= T
nd D≤ T.
We propose three group of random tasks: A, B and C. Group A
onsists of tasks with short periods, group B consists of tasks with
iddle periods, and group C consists of tasks with large periods.
ach task group consists of 20 tasks. The range of periods for the
ask groups are shown in Table 1.
Three types of arrival of tasks at the processor (Ll1, Ll2 and Ll3)
ave also been simulated. For Ll1 the highest priority tasks arrive
rst, for Ll2 the medium priority tasks arrive first, and for Ll3 the
east priority tasks arrive first. The simulation consists of sets of 20
asks.
These task groups try to represent the tasks set used in sev-
ral practical applications, such as mobile or humanoid robotics.
n these applications usually converge various hierarchical levels
f control. These hierarchical levels consist of tasks set with differ-
nt temporal characteristics, which will depend on the criticality
f the activities to be performed. For instance, in a hierarchical
obotic system with reactive, tactical and mission levels the dis-
ribution of tasks could be like the proposed task groups. The first
evel (reactive level) consistsmainlybyhigh-priority tasks, i.e. tasks
ith short periods, such as the proposed group A. The second level
an be compared with group B, which is formed by tasks with more
elaxed periods. It consists of medium priority tasks. In the mission
evel the temporal constraints are decreased. In this level the tasks
sed are the least priority, i.e. with large periods such as group C.
Task groups A, B, and C are combined with arrival types
l1, Ll2 and Ll3, and this results in nine different sets of tasks.
hese, in turn, will be evaluated on five discrete utilizations U
0.3–0.5–0.7–0.8–0.95).
Each test is characterized by an acceptance ratio AR, computa-
ional cost CR, and energy consumption ER (see Fig. 5). The results
f these simulations will be presented on three components of ref-
rence:The cost of each algorithmwill be counted in accordancewith the
number and type of operations. Each operation is characterized
with a predetermined number of machine cycles based on the
Fig. 5. Test sets for analyzing approaches for computing the scaling factor.ARMarchitecture (Sloss et al., 2004). Therefore, theunits inwhich
the computational cost will be measured are machine cycles.
• The component energy over-consumption is referred to the energy
consumption exceeded by an algorithm when it is compared to
energy consumption achieved using an exact algorithm of fixed
priority. Using an exact algorithmwe get theminimumprocessor
frequency with which it is possible to scheduling a given task
set. An example of exact algorithm for fixed priorities is the RTA
approach.
• The rejection ratio refers to one less than the number of accepted
task sets Tpt with respect to those accepted by a necessary and
sufficient algorithm Tp: 1 − (Tpt/Tp).
These components were chosen so that a greater magnitude on
the axes can be understood as a worse behaviour for an algorithm.
In the tests, the worst result will be plotted for each task group and
type of arrival. The calculation of ˛ using the S approach was not
used due to the high computational cost involved.
In the energy performance only the consumption caused by
execution of whole task set is reflected in the simulations, this con-
sumption depends on the processor frequency obtained by each
algorithm. The energy consumption derived from the execution
of the algorithm itself was not included in the energy consump-
tion presented in the simulations. It is because this consumption
depends on the frequency at which the processor is running when
the algorithm requires to be performed. Therefore we consider it
more appropriate to compare the cost of the algorithms in inde-
pendent units to the processor frequency. This considering that the
number of machine cycles is proportional to the energy consump-
tion. Mode change protocols should set the processor frequency
at which the algorithms must be performed when a new frequency
calculation is required. However, these protocols are notwithin the
scope of this paper.
7.1. Rejection ratio versus computational cost
Figs. 6 and 7 show the simulation results of the percentage of
rejected tasks in comparison with the computational cost of calcu-
lating algorithms.102 104 106 108
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Fig. 6. Rejection ratio versus computational cost when D= T. Note that the percent-
age of over-consumption has been plotted between 0 and 0.6.
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Fig. 7. Rejection ratio versus computational cost when D< T.
as a slightly lower rejection percentage than LL. When D≤ T, the
aximumrejection ratio for the LLMapproach is increased to about
0%. The EDF-U based schedulerwill has a behaviour similar to LLM
pproach.
From the perspective of cost, although the methods of EDF-U
when D≤ T), LLM, LL, and HB show the largest rejection percent-
ges, they also have lower costs. In both cases, D= T and D≤ T, the
omputational cost of using the RTA approach is dispersed and
npredictable, and their costs are sometimes among the highest
f all the methods, exceeded only by the P approach. The cost is
ometimes less than the proposed A approach.
The A approach has a middle cost and a rejection ratio of zero
or D= T and for D≤ T. Furthermore, the proposed method has pre-
ictable costs, and their computational cost is almost 20 times less
han the cost of the P approach. Notice that the gap in the magni-
udeof the cost between theproposedapproachand thePapproach
ncreases with the arrival of tasks.
.2. Over-consumption percentage versus computational cost
Figs. 8 and 9 show the energy over-consumption in function of
he computational cost for the worst case. The over-consumptions
re due to deviations in the calculation of the scaled factor ˛ com-
aredwith the calculation using an exactmethod. Notice that devi-
tions in alpha lead to quadratic over-consumption – depending
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Fig. 8. Over-consumption percentage versus computational cost when D= T.
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Fig. 11. Rejection ratio versus energy over-consumption percentage when D< T.
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Fig. 12. Evolution of the energy saved with respect to the saving with
n the polynomial expression that describes CPU power
onsumption.
In Fig. 8 we can observe that LL has a small computational cost,
ut an energy over-consumption close to 45%. When D= T, EDF-U
ave more energy than the others approaches. For this reason the
oints of EDF-U are located in negatives values. HB has an over-
onsumption slightly lower than LL. When D≤ T, the LLM approach
hows an over-consumption for the worst case of around 30–60%.
hen D≤ T, the EDF-U approach has a similar behaviour than LLM,
ut it has lower computational cost.
Moreover, we obtain an intermediate computational cost when
sing the reduced approach A. When D= T, the proposed method
as a higher concentration of points around the 0% for the worst
ase, and with some values of over-consumption above 0, andNumber of tasks
t algorithm in function to the arrival of tasks. Utilization equal to 95%.
which do not exceed 2.5%. When D≤ T, we obtain an over-
consumption mostly equal to 0 using the A approach. A 2% of the
plotted points forA are above 0. For both cases, D= T and D≤ T, the
approaches P and RTA show an over-consumption equal to 0, but
with higher costs and dispersion, respectively.
7.3. Rejection ratio versus over-consumption percentage
Figs. 10 and 11 show the percentage of rejected tasks in com-
parison with energy over-consumption percentages.When D= T, the LL andHB approaches are dispersed at the inter-
section of the areas of between 20% and 48% of over-consumption
and the area of between 0% and 45% of rejection ratio. The
increase in thepercentage in these approaches is determinedby the
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Table 2
Comparison of approaches to compute a constant frequency scaling factor ˛.
Alg. Cost Rejection
ratio
Over-cons.
ratio
D/T
S Very high None None D≤ T
P High None None D≤ T
RTA Unpredictable
middle-high
None None D≤ T
Aa Low-middle None Very low D≤ T
LLM Low Very high Very high D≤ T
HB Low High High D= T
LL Very low High High D= Tig. 13. Evolution of the computational cost of the algorithms with respect to the
rrival of new tasks.
tilization and the number of tasks. The A approach has no points
n the axis of the rejection ratio. On the axis of over-consumption,
% of the plotted points forA are between 1.2% and 2.5%. The other
oints are at 0%. EDF-U approach has a rejection ratio equal to 0%
nd it saves more energy than the others approaches. For this rea-
on the points of EDF-U are located on the axis negative. The other
pproaches have an over-consumption and a rejection ratio equal
o 0.
When D≤ T, the LLM approach is dispersed at the intersection
f the areas between 30% and 55% of over-consumption and the
rea of between 0% and 50% of the rejection ratio. EDF-U approach
as a behaviour similar to LLM. The RTA, P and A approaches have
n over-consumption equal to 0 and close to 0, respectively, and a
ejection ratio equal to 0.
.4. Other simulations
Fig. 12 shows separately the evolution of the energy saved with
espect to the saving achieved with an exact algorithm in function
f the arrival of tasks for each task group (A, B, and C) and their
espective arrivals (LL1, LL2 and LL3). It shows a utilization of 95%
or the complete tasks set with D= T and D≤ T.
Fig. 13 shows the evolution of the computational cost of the pro-
osed algorithm when compared with the other static algorithms
nd EDF-U algorithm with respect to the arrival of new tasks for
he whole test set when D= T. The figure shows the variability of
he cost for the RTA approach, which varies depending on the task
et and increases with the number tasks arriving.
Fig. 13 also shows the evolution of the P approach, whose cost
ncreases depending on the number of tasks in the order 2n, where
is the number of tasks. The cost of our static algorithm is smaller
hen compared to P and RTA algorithms, and their evolution with
espect to the number of arrivals of tasks is far more muffled than
and RTA.
. Conclusions
In this paper a new algorithm (A approach) for computing the
rocessor frequency scaling factor under fixed priority assignment
ith D= T and D≤ T is proposed. This algorithm is performedwith a
educed computational cost and minimizes CPU energy consump-
ion while guaranteeing no missed deadlines. Therefore, it can beEDF-U aprox. Very low Very high Very high D≤ T
EDF-U Very low None None D= T
a Proposed approach A.
used as on-line acceptance test in systemswith dynamicworkload.
However, as is well known, if it is compared with dynamic prior-
ity approaches, such as EDF, they have a higher performance than
fixed priority based scheduling, butwe have design constraints and
we have to use fixed priority algorithms in order to complaint the
standard ARINC-653 (AASS Interface, 2003).
Using extensive simulations, we have evaluated the behaviour
of several existing feasibility tests that have been adapted to
compute a frequency scaling factor ˛ for the proposed approach
A. The analysis has been presented from the point of views of
energy consumption, task rejection ratio, and real computing
costs.
Our simulation results show that the proposed algorithm out-
performs other constant voltage scaling algorithms from the cost,
predictability, and task acceptance points of view. However, some
small deviations were observed in the energy saved. The proposed
approach is compared with other approaches. The proposed algo-
rithm enables not only the high precision verification of system
feasibility and the computation of ˛ in an environment with a
dynamic processor load. The algorithm can also be used in real-
time operating systems because the computational cost represents
a small system overload.
The main features of the described approach are presented in
Table 2.
As a future work, we plan to investigate the case where mem-
ory access and the system bus perform at different clock speeds
– together with processor frequency scaling (Marvell, 2008). In
this case, the combination of these parameters will enable an even
greater reduction in energy consumption for the whole computing
system. Note that typical values of frequency scaling in XScale pro-
cessors are 208, 156 and 104MHz for system bus and 312, 208,
156 and 104MHz for SRAM memory access. Such as was men-
tioned in the Section 5, not all execution cycles are scaled for the
processor speed because some operations deal with memory or
other I/O devices. Therefore, they can be handled according to the
activities of the tasks, for instance, while a task does not interact
extensively with I/O devices, the access frequency to these can be
reduced.
On the other hand, top-level algorithms to reclaim additional
idle time resulting fromtheearly completionsof taskswill be inves-
tigated, such as approaches based on feedback control scheduling
methodology. It to be used together with the proposed approach
A. Additionally, testing of the proposed method on real hardware
will be addressed.
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